Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous design, this requires the consideration of multi-cycle on-chip communication at the high level. In this paper, we present a new architectural synthesis system integrated with global placement, named MCAS (Multi-Cycle Architectural Synthesis), on top of the recently-proposed Regular Distributed Register (RDR) micro-architecture [3]. The RDR architecture provides a regular synthesis platform for supporting multi-cycle communication. Novel architectural synthesis algorithms that integrate high-level synthesis with global placement have been developed in MCAS, including scheduling-driven placement and distributed controller generation, etc. Experimental results show that our methodology can achieve a clock period improvement of 31% and a total latency improvement of 24% on average compared to the conventional architectural synthesis flow.
INTRODUCTION
There are two important inflection points in the development of nanometer process technologies. The first point is when the average interconnect delay exceeds the gate delay, which happened during mid 1990s and led to the so-called timing closure problem. The second point will occur when single-cycle full chip synchronization is no longer possible. For multigigahertz designs in nanometer technologies, multiple clock cycles are needed to cross the chip as shown in [Z]. This is not supported in the current design tools and methodologies, as most of these implicitly assume that full chip synchronization in a single clock cycle is feasible.
536
applying these methods can be significant, exploring multi-cycle communication during logic synthesis has a big limitation, as the minimum clock period that can be achieved by logic optimization is bounded by the maximum delay-to-register @R) ratio of the loops in the circuit [14] [5]. Figure 1 illustrates this problem by showing a piece of circuitry with 4 logic cells and 7 . registers in a loop. Assuming that cell delay is Ins and interconnect delay is 4ns, the DR ratio of this loop can be calculated by: Therefore, the best possible clock period is Ions under any retiming solution. To further reduce the delay to below Ions, we need to consider multi-cycle communication during the architectural (or behavioral) synthesis stage. A major progress in this direction is the Regular Distributed Register (RDR) microarchitecture proposed in [3] . The RDR micro-architecture provides a regular synthesis platform for supporting multi-cycle communication. We will review the RDR micro-architecture in Section 2. In this paper, we present a new architectural synthesis system integrated with global placement, named MCAS (Multi-cycle Communication Architectural Synthesis), on top of the RDR architecture. The main contributions of this work are: (1) We proposed an efficient method called scheduling-driven placement, to tightly integrate scheduling with the global placement; (2) We developed practical solutions, such as the distributed controllers
REVIEW OF RDR ARCHITECTURE
The RDR architecture divides the entire chip into an array of islands. The registers are distributed to each island, and the size of each island is chosen such that all local computation and communication within an island can be performed in a single clock cycle.
Each island consists of the following components:
I) Local Computational Cluster (LCC):
The functional elements in an LCC provide the computational power of the ciccuit. They can be simple logic such as NAND gates, multiplexors (MUX), or datapath elements such as multipliers, dividers, and ALUs, etc.
Register j / e : The dedicated local storages reside in the register file, which can be paititioncd into k banks (where k is the maximum number of cycles needed to communicate across the chip) such that registers in bank i will hold the results for i cycles for communicating with another island that is i cycles away.
Fiuire State Machine (FSM: Each island contains a local controller (i.e., an FSM) to control the behaviors of the computational elements and registers.
The RDR architecture is similar to the recently-proposed distributed-register architecture (DRA) [9] [IO] in the sense that both architectures distribute registers close to the local computational units, allow multi-cycle communication, and enable concurrent computation and communication. However, unlike DRA, the RDR architecture is highly regular, which greatly facilitates the interconnect delay estimation. Interconnect delay can be easily estimated from the island indices of the source and thc destination. Moreover, the RDR architecture has the advantage in that by varying the size of the basic island, one can easily target different clock periods and systematically explore the cyclc time vs. latency tradeoff. '
More details of the RDR architecture are available in 131.
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OVERVlEW OF MCAS SYSTEM
Our architectural synthesis system for multi-cycle cotnmunication (MCAS) is built on top of the RDR architecture. The overall design flow is shown in Figure 3 .
' For low-frcqucncy designs, Ihc RDR architecturc is not suitable as it introduces U~~C C C S S~~~ area overhead. At the front-end, MCAS performs resource allocation, followed by an initial functional unit binding. It uses the time-constrained force-directed scheduling (FDS) algorithm [I51 to obtain the resource allocation. After the FDS-based resource allocation, it performs a similar algorithm in [IO] to bind operation nodes to functional units for minimizing the number of potential data transfers among the components with the same types. Then an interconnected component graph (ICG), which is first defined in [IO] , is derived from the bound CDFG. An ICG consists of a set of components to which operation nodes are bound. They are interconnected by a set of connections which denote data transfers between components.
At the core, MCAS performs the scheduling-driven placement, which takes the ICG as input, places the components in the island structure of the RDR architecture, and returns the island index of each component. After the scheduling-driven placement, both the CDFG schedule and the layout information are produced. To further minimize the schedule latency, it performs the placementdriven rescheduling-and-rebinding. The algorithm is based on the force-directed list-scheduling framework, and integrated with simultaneous rebinding.
At the backend, MCAS performs register and poll binding followed by datapath and distributed controllers generation. 
Scheduling-Driven Placement
The main idea of scheduling-driven placement is to use scheduling to identify the critical connections in ICG and assign a high weight to them. A simulated annealing-based coarse placement engine minimizes the weighted wirelength to shorten the critical connections and thus potentially reducing the latency.
Problem Formulation
The placement problem for RDR architecture is formulated as follows. The inputs include (I) island structure, denoted by Ixx1,. which defines the W O dimensions of the island-based array; ( 2 ) the bound CDFG and its derivative, ICG. Given the above inputs, the placer places the ICG components in the given island structure for minimizing the number of clock cycles needed to schedule the bound CDFG.
Scheduling-Based Timing Analysis
Since ICG is not acyclic in general, conventional static timing analysis does not work. One possible solution is to apply ASAP (As Soon As Possible) scheduling and ALAP (As Late As Possible) scheduling to detcrmine the critical edges in ICG. We compute the criticality of each edge e=(s.t) by edge_slack(s,i)= ALAP(s)-ASAP(() where ASAP(s) is the ASAP schedule of operation nodes and ALAP(1) is the ALAP schedule of operation node 1. The edges with zero edge-slack are critical. Although this method is simple and intuitive, the edges of ICG can be overly constrained. Since both ASAP and ALAP ignore any resource constraints, the delays of their schedules may be far shorter than the real ones.
In order to get a more accurate delay estimation of ICG, we perform a list-scheduling on the bound CDFG. Specifically, our scheduling algorithm picks the ready operation node with the largest critical path length, i.e., the longest path from the node to the primary outputs (POs), and schedules it to the first feasible control step.
To compute the criticality of each edge in the scheduled CDFG, we first define the arrival time and required time of each operation node.
The arrival time of node I, denoted as ARR(l), generally refers to the data ready time when all inputs of 1 are available. In this case, however, even though all inputs are available, t can be deferred due to the resource conflicts. Since our scheduling algorithm always schedules the node 1 in the earliest feasible control-step, we define the arrival time as A q t ) = cstep(i). The longest path delay of the scheduled CDFG is T = max{ARR(f)] .
The required time of node I, denoted as REQ(t), is the time when node I must be scheduled. Otherwise, the timing constraint could not be made. We first set the required time of all primary outputs to be T. Required time is then propagated backwards in CDFG with the following equation:
Required time analysis also accounts for the resource conflict during the computation of edge-delay(s.t). It is defined as edge-delay(s,t)=int-delay(s,f)+conflict-delay(f) where int-delay denotes the interconnect delay (in terms of clock cycle number) between the FUs to which operations s and 1 are bound, and conflict-delay denotes the number of cycles that t is delayed due to the resource conflicts. The introduction of conflicl-delay brings the consideration of resource conflicts into the required time analysis.
Then we compute the slack of an edge (s.1) in CDFG by:
EDGE-SLACK(s,i)= AEQ(1) -ARR(s)-inr_de/uy(s,r) -/ogic_delay(s)
Given a scheduled and bound CDFC=G(V.E), we have the following conclusion:
DEFINITION. An edge e is defined to be critical if the increment on its int-deloy by CJ will increase the total latency by a as well, assuming that the same schedule (i.e., node ordering) is followed.
THEOREM. b ' e e E , e is critical if and only if EDGE-SLACK(e)=O, where EDGE_SLACK(e) is computed by the above timing analysis technique.
We will omit the proof of this theorem due to the page limit. Note that the above method works correctly with respect to a particular schedule instead of all possible schedules, Finally, the criticality of an edge (s,t) in CDFG is defined as:
Net Weighting
At each temperature in the SA process, the interconnect delays are extracted from the current layout and back-annotated to the edges in the bound CDFG. Then we determine the criticality of each edge in the ICG by the scheduling-based timing analysis. The criticalities of the edges in CDFG are obtained and transferred to the weights on the corresponding edges in ICG. We use the method proposed in [ 121 to compute the weight, i.e., weight(e) = crificalify(e')"'"""' , where e is an edge in ICG, e' is the corresponding edge in CDFG and exponent is a user-defined parameter to heavily weight connections that are critical. Then we assign high weight to the connection between ALUl and MULI, and the one between ALUZ and MULZ. At the next temperature, the weighted wirelength minimization engine will try to reduce the delay of these connections.
-%- 
I .4 SA-Based Coarse Placement Engine
The details of the SA engine we use are described below.
Solution space: We define the bin struchue to be the same as the given island structure. Components in ICG are placed at island centers subject to the area constraint. 
where a is a user-defined parameter to trade off the wirelength and delay.
EXTENSIONS FOR CONTROL FLOW
In this section, we present the extensions of our MCAS system to handle the control flow. Section 5.1 introduces our two-level CDFG representation. Section 5.2 discusses our approach to resolve the multiple definitions problem. Section 5.3 reviews the basic distributed control approach [3] for pure DFG, and shows distributed control generation algorithm for CDFG with multicycle control signal interactions.
CDFG Representation
A two-level CDFG representation is used in MCAS. The firstlevel CDFG is a Control Flow Graph (CFG). Each node corresponds to a basic block. The edges represent the control dependencies between the basic blocks. Each basic block contains, at most, one operation producing the control signal. If there are two successors, the labels on the control edges indicate which branch is the fall-through path and which one is the taken path. At the second level, each basic block has an intemal data flow graph (DFG) representation, which contains a set of operation nodes and edges that represent data dependencies among operation nodes. Figure 6 gives an example of a two-level CDFG. Based on this representation, we can individually apply the synthesis algorithms in MCAS to each basic block. Note that the introduction of the control flow may lead to the multi-cycle control signals that go over a global interconnect. This is because the producer and the consumer of this signal may be placed in different islands. To account for the multi-cycle control signal dunng placement, we can extend the ICG by adding in control edges which correspond to the control dependencies in the CDFG.
Solving Multiple Definitions Problem by Static Single Assignment
A variable may have multiple definitions (assignments) on different execution paths in a CDFG. This can be naturally handled by the conventional centralized register tile architecture, which allocates exactly one register for each variable. In the RDR architecture, however, we have to allocate several distinct registers for a single variable when the operations that define this variable are placed in different islands.
Allocating multiple registers for a single variable will cause problems for controlling, which is illustrated in Figure 7 . For the sake of simplicity, we only list an assignment statement in every basic block. In Figure 7 (a), variable a has two definitions in basic block 2 (operation E2) and 3 (operation E3). Suppose that operations E2 and E3 are bound to two functional units located in different islands, two local registers within the corresponding islands should be allocated for variable a. During the execution of this program, at the use point of variable a (i.e., c+a+b in basic block 4), the controller must decide which register is storing the correct value according to the execution path. Unfortunately, it is prohibitive for an FSM-based controller to record all the traces, which would lead to state explosion.
To address this problem, we apply Static Single Assignment (SSA) [7] transformation to the CDFG. SSA was originally developed to ease the dataflow analysis and optimization for microprocessor architectures. In the SSA form, each variable is only defined once and any redefinition is renamed to he a new variable. A 4 node is inserted at the joint point of multiple definitions.for the same variable. It takes a set of possible names and outputs the correct one depending on the path of execution. At the use point, the controller can directly use the value in this register regardless of the execution path being taken, thereby avoiding the state explosion problem.
Distributed Control Generation
I Distributed Control for DFG
The RDR architecture requires distributed control for each island.
Every local control signal transmission should be made within one clock cycle. Figure 8 illustrates 
Distributed Controlfor CDFG 5.3.2. I Preliminaries and Motivation
A traditional approach to generate a control unit for an unbounded-latency CDFG is discussed in [13] . A state is generated for each basic block in the CDFG. It consists of a sequence of control steps, and controls the execution of the corresponding basic block. Branch signals generated by the current state activate the next state, according to the status signal generated from the datapath. . +fXj = CSZ; . XZ;, %!, s a , > OZj. 12).
In addition, we have the constraint that every output signal o E OZ, should drive a local resource inside island Z.
One feasible way is to duplicate the FSM into every island and maintain their synchronization. However, this method is not efficient in terms of both area and delay. When one FSM makes a state transition on a trigger event, all other FSMs should wait for this event to be synchronized. Since the trigger event may take multi-cycles to reach the FSMs in other islands, the synchronization delay should be the delay from the location generating the trigger signal to the furthest island, i.e., for state transition S(s, x) = sk, Delay (4 = MAX, (Delay (Z,,,, I; 1)
where signal x is generated in island Z, z, .
Our Approach
We take a partial state duplication approach to generate distributed controllers. We duplicate states to an island only when they are required by this island. Precisely, suppose sj is a state for basic block j of a CDFG. If in island &, there is no resource allocated for basic block j , then sj is not duplicated into Zj. After the duplication phase, we create state transitions to combine these duolicated states together to form a local FSM. Our distributed control generation algorithm is described in Figure 9 . The input is an FSM M generated by the traditional approach. For the local FSM Mxj of island Z(, we first generate required states whose outputs drive the logics in this island. The physical locations of the resources are determined by the scheduling-driven placement. where signal x is generated in island Z , , , and sh is 1;s local duplication of sI. On average, this delay will be less than the delay of equation (I). Figure I O illustrates the distributed controller generation. In this example, we assume a two-island RDR architecture, denoted by islands L and R. Suppose after the scheduling-driven placement, island L contains the computation logics for basic blocks 2, 4, and island R contains computation logics for basic blocks I , 3, 4. We decompose the original FSM into two FSMs as shown in Figure   10 
EXPEFUMENTAL RESULTS
MCAS vs. Conventional Flow
We implemented our MCAS system in C++/uNIX environments and compared it with the conventional architectural synthesis flow. The conventional flow is based on the centralized register file architecture. It performs the binding and list-scheduling algorithm sequentially without considering the layout. Both MCAS and the conventional flow share the same backend to generate datapath and controllers'.
To obtain the final performance results, Altera's Quartus II version 2.2 [22] is used to implement the datapath part into a real FPGA device, StratixrM EPIS40F1508C5. All of the pipelined multipliers are implemented into the dedicated DSP blocks in the StratixTM device. We set the target clock frequency at 200 MHz and use the default compilation options. We use the LogicLockTM feature to restrict every instance into its corresponding island, and set multi-cycle path constraints for multi-cycle communication paths.
A set of real-life benchmarks is used in our experiments. Eight of them are pure DFG designs from [19] , including several different ' Due to the lack of interfaces between different input and oufpul formats, we are not able lo provide the compansans with the existing performance-driven synthesis lechniques, such as [9] [10].
DCT algorithms, such as PR, WANG, LEE, and DIR, and several DSP programs such as MCM, HONDA, CKEM, and U5ML12. Three other benchmarks containing the control flow come from MediaBench [ I I] and FFT package[23] . All the benchmarks are data intensive applications.
The island size of the targeting RDR architecture is determined by the equation discussed in [3] , and the consideration of the regularity of the targeting device, which contains 1x2 DSP blocks. We applied a 7x4 RDR architecture in the experiments. Table 1 shows the experimental results for these designs, including scheduling and binding results, and performance and area results reported by QuartusII. The second column lists the node numbers of the DFG examples. ALU and MULT are the corresponding functional unit usage after the initial binding. For both the conventional flow and MCAS flow, we list register usage (Reg#, by register binding), logic element cost (LE, by QuartuslI), control step (CS, by scheduling), clock period (CP, by Quartusll), and total latency (Lat, the product of CS and CP).
On average, MCAS flow introduces more cycles (11%) for the communication between registers. However, since MCAS separates the communications from the computations and applies multi-cycle path constraints for communications, the individual paths in the final layout are reduced, resulting in much smaller clock periods (more than a 30% reduction). Compared with the conventional flow, MCAS reduces the total latencies of the designs by 24% on average.
Although both flows use the same functional unit allocation solution, MCAS uses 18% more LEs and 24% more registers than the conventional flow in order to support the RDR architecture.
Such area overhead is non-trivial especially for some heavycapacity FPGA designs. One can adjust the target clock period (or island size) to explore the areaiperformance trade-off.
MCAS vs. Synopsys Behavioral Compiler
We further validate the advantage of MCAS by comparing it with a state-of-the-art commercially available behavioral synthesis tool, Behavioral Compiler (BC) from Synopsys. The experimental flows are illustrated in Figure I I . Since the MCAS system currently only supports C input and BC accepts VHDL format, we should first transform the C descriptions into behavioral VHDL manually. Due to the difficulty of the transformation and the capability of BC, we selected four representative benchmarks, PR, WANG, MCM, and HONDA, from the benchmark set used in Section 6.1. The rest benchmarks either contain syntax difficult to transform from C to VHDL (such as array access), or are too large for BC to run through. For example, we cannot obtain the schedule results from BC for DIR, CHEM, and U5ML12 etc. due to the long run time.
For the high-level VHDL or C descriptions respectively, BC and MCAS obtain RTL VHDLE using Designware components. We then use the FPGA Compiler to map the RTL VHDL to Altera's Stratix device. Again, Quaruts11 is used to get the final placement and routing results.
The Synopsys package we used, including BC, FPGA Compiler, and Designware Developer, is Version 2000.1 1 for sparcOS5. We set the default options for BC and high mapping effort for FPGA Compiler for the experiments. 
CONCLUSIONS AND FUTURE WORK
We presented an architectural synthesis system MCAS for multicycle communication based on the RDR micro-architecture. An efficient solution for integrating scheduling into the global placement is proposed. We also described the generation of distributed controllers for the RDR architecture. Experimental results reported hy the commercial place-and-rout tools show that effective synthesis methodology can be developed on top of the RDR architecture, and the improvement by applying this methodology is significant.
We are currently working on the synthesis of the control-intensive application to the RDR architecture. Specifically, we are developing global scheduling and resource-sharing techniques to exploit inter basic block parallelism in our two-level CDFG. In addition, we have observed that the steering logic (e.g., MUX) has a big impact on both performance and area in the final layout.
We will consider the minimization of the MUX input count for area optimization and layout-driven MUX decomposition for delay optimization. 
